Abstract: This paper is concerned with a unified approach to the detection of hazards in both combinational and sequential circuits through the use of ternary algebra. First, hazards in a combinational network resulting from the simultaneous changing of two or more inputs are discussed. A technique is described that will detect hazards resulting from both single-and multiple-input changes. The various types of hazards connected with gate-type sequential circuits are also discussed, and a general technique is described that will detect any type of hazard or race condition that could result in an incorrect terminal state. This technique could be easily implemented in a computer program which would be capable of detecting hazards in circuits containing hundreds of logic blocks.
Introduction
Whenever the input signals of a combinational or sequential switching circuit are changed, the output signals are predicted by the truth table or flow table to behave in a certain manner. If it is possible for the output signals to behave in a different manner than predicted, the circuit is said to contain a hazard for that input transition. The object of this paper is to present a new technique for determining whether or not a switching circuit contains a hazard.
This technique is unique in that:
1. It can be used to evaluate transitions involving the simultaneous changing of two or more input signals.
2.
The same technique can be used for both combinational and sequential switching circuits.
3.
It can be easily implemented in a computer program which would be capable of analyzing logic networks containing more than 2,000 logic gates.
The most significant application of this technique is in evaluating the response of large sequential switching circuits to given input sequences (see Fig. l ), taking into account any malfunctioning due to hazards, races, or oscillations.
Techniques for detecting and eliminating hazards in combinational networks have been described by Huffman' and McCluskey.' These techniques make use of Boolean algebra and are restricted to hazards resulting from single input variable changes. It has been shown by other
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that a suitable ternary algebra can also be used to solve this problem.
In this paper the problem of detecting and eliminating hazards in combinational networks is extended to hazards resulting from the simultaneous changing of two or more input signals. It is shown that two types of hazards can be associated with multiple input changes. The first type, called a logic hazard, is similar to and includes static hazards. The second type, called a function hazard, is inherent in the Boolean function and cannot be eliminated by modifying the logic network.
A procedure is described for obtaining a ternary function from a binary switching circuit, and some basic properties of this ternary function are defined. It is shown that both logic hazards and function hazards can be detected from the ternary function. These techniques are then applied t o Figure 1 Typical sequential switching circuit illustrating the key problem: to determine the circuit response to a given input sequence, accounting for "hazards," "races," and oscillations.
the detection of hazards in sequential switching circuits. A general procedure is given for determining whether a particular input change to a sequential circuit can result in an indeterminant final state.
Assumptions
Although the techniques described here are applicable to contact networks as well as gate-type networks, only the gate-type networks are considered in detail.
It is assumed that each logic gate (whose single output is a binary function of its n inputs) can be approximated by an ideal (no delay) logic gate which has delay elements associated with each input. It is further assumed that each of these input delay elements can have any value between zero and some maximum, dm,,.
It should be noted that these input delay elements could possibly have different values for every transition; we assume only that the delay will never exceed the upper bound dm,,x.
Multiple input-change hazards
In this section we consider the problem of determining whether or not a combinational (loop-free) network can have a spurious hazard-pulse on its output when two or more inputs are changed at the same time. We are concerned only with hazards for which the output before the input change is equal to the output after the input change and such that during the input change a spurious output pulse may occur. (The problem of determining "dynamic" hazards'.' is not considered, since it will be seen that they may be ignored in determining hazards in sequential circuits.)
Since the term static hazard has been defined in terms of single-input changes: it is not used for multiple-input changes even though the output character of the hazard is the same. Instead, the term M-hazard is used. Definition I . A combinational logic network contains an M-hazard for an input change involving the changing of one or more input variables if and only if (1) the output before the change is equal to the output after the change and (2) during the change a spurious pulse may appear on the output.
It should be noted that it is possible for a network to contain an "hazard for an input change and not generate a spurious output pulse for that input change. However, it is always possible to make it produce a spurious output pulse by inserting delays in certain branches of the network.
There are two different types of "hazards. The first type, called a function hazard, is illustrated in Table 1 . For the transition from cell a to cell c it is possible to temporarily enter cell b if the y change slightly precedes the x change. Since a 0 output is specified for cell b it must be possible for a spurious 0 pulse to be present at f for the input change WZJ to *x)?. for which f is not equal to f(A) or f(B). Consequently, it must be possible for the delays in the network to be such that these input changes reach the output in a sequence which causes a spurious hazard pulse to be generated. Thus the following theorem is true:
If a Boolean function, f, contains a function hazard for the input change A to B, then it is impossible to construct a logic gate network realizing f such that the possibility of a hazard pulse occurring for this transition is eliminated.
The second type of "hazard, called a logic hazard, is closely related to static hazards in that both can always be eliminated by properly designing the logic network. In general, if a p-variable transition does not involve a function hazard but may nevertheless result in a hazard pulse on the output of the logic network, the network is said to contain a p-variable logic hazard for this transition. The relationship between "hazards, function hazards, and logic hazards still requires some explanation. If a p-variable transition can result in an output hazard pulse, the transition involves an "hazard.
If all the 2" values specified for f in the sub-cube are the same, the "hazard is a logic hazard; if not, the "hazard is a function hazard. If the p-variable transition involves a function hazard, it cannot also involve a p-variable logic hazard.
However it may involve a q-variable logic hazard (q < p ) for one of the q-variable sub-transitions contained within the p-variable transition.
It is also evident from Definition 3 that if a p-variable transition involves a p-variable logic hazard, it may also involve or be the result of one or more q-variable logic hazards (q < p). In terms of static hazards (q = 1) it means that a network may contain a p-variable logic hazard (p > 1) because it contains a static hazard for one of the changing input variables.
However, it is possible for logic networks to be free of static hazards and still contain logic hazards. An example of such a circuit is shown in Fig. 2 . It is evident 
from the map of the function that the circuit realization is free of static hazards. However, consider the transition from cell a to cell d. It is evident from Fig. 2b that a 0-pulse will appear at the output of the network if z and S both change to 0 before z and w both change to 1. Thus the network contains a logic hazard for the input change from cell a to cell d even though it does not contain a static hazard. The transitions d to a, c to b, and b to c also involve logic hazards. The logic hazard in this network ( Fig.  2b) can be eliminated by adding an AND gate corresponding to the product term Zjj. Since ng is the only prime implicant5 of F which is not contained in the two-level realization, the question might be asked as to whether or not all prime implicants must always be included in the two-level solution to eliminate all logic hazards. This is indeed the case, as shown by the theorem which follows.
Theorem 2. A sum-of-products realization of F (assuming no product terms with complementary literals) will be free of all logic hazards if and only if the realization contains all the prime implicants of F.
Proof. The absence of complementary literals within a product term eliminates the possibility of a 0-1-0 logic hazard pulse. In order to eliminate all possibility of a 1-0-1 logic hazard pulse, it is necessary and sufficient that at least one of the product terms be 1 for the entire transition. The dual of Theorem 2 concerning product-of-sums realization is, of course, also true.
Hazard detection by ternary algebra
The problem of using ternary algebra to detect and eliminate static hazards in combinational switching circuits has been considered extensively by Yoeli and Rinon? In this section we relate the actual switching circuit to a ternary function, and show that the resulting ternary function can be used to detect both function hazards and logic hazards. A technique for generating the ternary function from the binary switching circuit is described and some basic properties of the resulting ternary function are stated and proved.
The relevance of a third value to describe the transient behavior of a gate-type switching network can be seen from Fig. 3 . The f curve represents the gate response for the minimum and maximum gate delay as a result of the input x. First consider the input x , which is changing from 0 to 1 (-to +). As long as x is below some voltage, uo, the input is assumed to be a 0, and as long as it is above some voltage, u l , it is assumed to be a 1. During the time the input is between uo and u1 it is indeterminate and may be considered to be either 1 or 0. In fact if a signal is between ug and u1 it can simultaneously affect one logic gate as a 1 and another as a 0, depending upon the electrical characteristics of the two gates. A third value, designated as 5 will be used to represent a signal which may be either 1 or 0. It can be seen from Fig. 3 that the ternary signal, x * , represents the actual continuous signal, x, very well.
The ternary signal f*, corresponding to the gate response f, has a $ value for a longer time period than x * .
This is due to both the transition time and the possible variation in gate delay. It is noted that f l = f 4 since it is """"""""""-
assumed that the minimum delay through a logic gate is zero.
Obtaining the ternary functions of a logic gate
The ternary function G*, of a logic gate that realizes the binary function G, can be determined easily by using the fact that the value 3 represents a signal that can be either If it is assumed that the individual logic gates do not contain logic hazards (which is true for all types of logic gates known to the author) then G* can be determined by examining the map of the gate function G. Table 2 shows the ternary and binary functions for the EXCLUSIVE-OR gate. The four G* entries corresponding to x y = 00, 10, 01, and 11 are the same as the G entries. In general, if p of the inputs to an n-input gate are $, the ternary output, G*, can be determined by examining the corresponding 2' entries in the binary truth table for G. If all entries are 1 (0) then G* = 1 (0) and if some entries are 1 and some are 0, then G* = $. The ternary functions for AND and OR gates are shown in Table 3 . The AND and OR correspond respectively to minimum and maximum functions.
Two lemmas concerning the characteristics of ternary gate functions will now be stated and proved.
Lemma I . If one or more ternary gate inputs are changed from 1 to 3, or 0 to 3, the ternary gate output will either remain unchanged or change to 3. Table 4 .
It is evident from Table 4 that an input change from C to D only results in G* remaining unchanged or changing from 0 to 3 or 1 to 3. And an input change from D to C can only result in G* remaining unchanged or changing from 3 to 0 or 3 to 1.
Ternary function characteristics
The ternary function of a combinational logic network is determined by the ternary functions of the logic gates 94 in the network. That is, for any ternary input state the corresponding ternary output is uniquely determined by evaluating the ternary output of each logic gate in the network, starting with those gates whose inputs are also network inputs. Since the ternary functions for the logic gates are determined in the manner described in the previous section, one may now prove certain facts about the resulting network ternary functions.
One characteristic that will be quite useful later is that if one or more inputs to a combinational network are changed from 1 to 3 or 0 to 3, the network output can either remain unchanged, or change to 3, but it cannot change from 1 to 0, from 0 to 1, or from 4 to either 1 or 0.
This fact, which is now formally stated and proved, is an extension of Theorem 1 of Yoeli and R i n~n .~ Proof. Consider one of the logic gates G , whose inputs are also network inputs. All inputs to G must either be unchanged or changed to 5, so by Lemma 1, the output of G must also be either unchanged or changed to 5. Thus the inputs and outputs of every gate in the network must either be unchanged or changed to 4. Since the network output is also a gate output the theorem is proved. Proof. The theorem is proved using Lemma 2 and the same argument as for Theorem 3.
Another useful characteristic of a network ternary function is that if the network output f can change in any way during an input change, then the ternary function, 
Hazard detection in sequential circuits
The problem of determining whether or not a sequential circuit will respond to an input change in the manner predicted by the flow table or transition table has been given considerable attention in the At least three types of problems have been considered: Static hazards. It has been shown that static hazards in the combinational logic generating the feedback signals can cause the circuit to malfunction and should, in general, be eliminated.
Critical races. When two or more feedback signals are changing together, a race is said to exist. If the order in which these changes occur can affect the final state of the circuit the race is said to be critical. Critical races should be avoided.
Essential hazards. Unger' has defined an essential hazard in terms of a flow table and has proved that, if a flow table contains an essential hazard, its circuit realization must contain at least one delay element for it to operate reliably. In terms of circuit operation the essential hazard is basically a critical race between an input signal change and a feedback signal change. The delay is needed to make the input signal always "win" the race.
Although the treatments of these three types of problems have been of outstanding significance in the theory of sequential circuit design, they do not offer a complete or easy solution to the problem of determining whether or not a given sequential circuit will respond reliably to a given input-state change. The object of this section is to describe an easy procedure for solving this problem.
I DETECTION IN SWITCHING CIRCUITS
I 0 Transition analysis using ternary techniques The basic problem of determining the transient response of a gate-type sequential circuit with no feedback delay elements can be divided into two parts. The first part is to determine all the feedback signals that may be changing as a result of the input change. The second part is to determine whether or not these feedback signals will eventually stabilize in some predetermined state. It will be shown that both of these problems can be solved by a ternary evaluation of the logic.
The first part of the problem can be solved in the following way. Consider the model shown in Fig. 5 . The first step is to determine which of the Y signals can be changing as a result of the specified x variable changes. repeat the process until no additional changes in the YT functions are determined.
It is evident from Theorem 5 that if it is possible for one of the feedback signals, Y,, to be changed by the changing of various x and y variables, then a ternary evaluation of the network will indicate Y*, = 3. Thus the iterative process of Procedure A will detect all feedback signals that could possibly change as a result of the input change. It is also evident from Theorem 5 that if in the process of executing Procedure €3 it is determined that Ya = 1 (0), then it must not be possible for the Y, feedback signal to be changed from a 1 (0) by the changing y variables. Thus the following theorem is true. Procedures A and B as illustrated in Fig. 6 represent the solution to the key problem described in Fig. 1 . To determine the response of a sequential circuit to a given input sequence, taking into account hazards, races, and oscillations, it is only necessary to insert between each input combination a new-input combination with 3 values corresponding to changing variables, and then perform a ternary simulation of the sequential circuit. This solution to the problem is illustrated in Fig. 7 .
Ternary simulation of sequential circuits
Although the ternary simulation technique of Procedure A and Procedure B were developed to determine whether or not a sequential circuit would respond in a determinate way to a given input change, such a ternary simulation is a very powerful tool in evaluating transitions in very large logic networks.
In performing binary simulations of large logic networks the following problems exist:
(1) It is necessary to detect oscillations. (4) Hazards and races are not normally detected.
In using a ternary simulation as defined in Procedure A and Procedure B, the following is true.
(1) Oscillations are detected automatically.
(2) Feedback lines need not be identified. (6) can greatly reduce the number of logic gates that must be evaluated for any transition.
The following algorithm can be easily programmed to perform Procedures A and B in evaluating the effect of an input change on a sequential circuit. 
Algorithm for transition analysis
Manual technique for ternary evaluation
In looking for a better manual technique for evaluating the Y* functions, the first thought is to form the ternary truth table or maps of the Y* functions. This is only practical for very small problems since there are 3" entries for an n-variable ternary function. If the combinational logic generating the Y function is assumed to be free of all logic hazards (which is always possible) then only 
Transition analysis of sequential circuits containing delay elements
The ternary analysis technique will now be extended to include sequential circuits containing delay elements. This can be done by considering the delay element inputs as "special" outputs of the sequential circuit, and by considering the delay element outputs as "special" inputs to the sequential circuit.
To determine the response of the sequential circuit to an input change, the transition analysis is performed in the usual manner (Procedures A and B) This allows the Y* functions to be evaluated by examining the transition table entries for the Y functions.
The example in Table 5 shows how a transition can be analyzed by Procedures A and B by using a binary transition 
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Conclusions
It has been shown that there are two types of hazards associated with the changing of two or more input signals in a combinational network. The first type, called a logic hazard, is similar to a static hazard and can only be eliminated in a sum-of-products realization, by including all prime implicants. The second type, called a function hazard, cannot be eliminated by modifying the logic network. A technique using ternary algebra has been described for detecting both types of hazards. This technique has been extended to sequential circuits and a general procedure has been established for detecting whether or not the feedback signals will stabilize after a given transition.
